



Center for Energy Efficient  
Electronics Science

# Searching for the Milli-Volt Switch

Eli Yablonovitch,  
Winton Inaugural Symposium on Energy Efficiency  
Cambridge, United Kingdom  
Oct. 1, 2012


Contra Costa-UC Berkeley-MIT-LATTC-Stanford-Tuskegee



*A Science  
& Technology  
Center*



# Data Center Electricity Usage




In 2010, data centers accounted for  
~1.3% of all electricity use worldwide,  
~2% of all electricity use in the U.S.



Google's new data center in Hamina, Finland, has an energy-efficient cooling system that uses seawater from a nearby bay.

# Vision for 2020: Swarms of Electronics:



# Power Usage Rising Faster Than Past Trend

- Because power consumption  $\propto V_{dd}^2$  and  $V_{dd}$  (operation voltage) scaling has slowed after 0.13 $\mu$ m node.

<i>Technology Node</i>			0.25 $\mu$ m	0.18 $\mu$ m	0.13 $\mu$ m	90 nm	65 nm	45 nm	32 nm	22 nm	16 nm
$V_{dd}$			2.5 V	1.8 V	1.3 V	1.2 V	1.1 V	1.0 V	0.9 V	0.8 V	0.7 V

*High Performance ITRS Roadmap*

What is the energy cost of reading out your flash memory?



Read the current going through a resistor, in the presence of noise:

$$(\Delta i)^2 = 2q i \times \Delta f \dots\dots\dots \text{Shot Noise}$$

$$(\Delta i)^2 = \frac{4kT}{R} \times \Delta f \dots\dots\dots \text{Johnson Noise}$$

$$\text{Required voltage } V = iR \gg 2kT/q \sim 50\text{mVolts}$$

$$\text{Signal – to – Noise Ratio} = \frac{i}{\sqrt{2q i \Delta f}} = \sqrt{\frac{i}{2q \Delta f}}$$

$$i > 2q \times \Delta f$$

$$\text{Required power } iV > 2q \Delta f \times \frac{2kT}{q} = 4kT \times \Delta f$$

With a safety margin:

Energy Consumed  $\sim 40 kT$  per bit processed

Units:

$\sim 40kT/\text{bit}$  of information

0.16 atto-Joules/bit of information

0.16 nano-Watts/Gbit/second

This is about  $10^6$  times less energy  
than we are using today!

What will be the energy cost, per bit processed?

1. Logic                      energy cost  $\sim 40kT$  per bit processed
2. Storage                    energy cost  $\sim 40kT$  per bit processed
3. Communications      currently  $> 100,000kT$  per bit processed

.



There are many type of memory possible:


1. Flash
2. SRAM
3. Dram
4. Magnetic Spin
5. Nano-Electro-Chemical Cells
6. Nano-Electro-Mechanical NEMS
7. Memristor
8. Chalcogenide glass (phase change)
9. Carbon Nanotubes




Similarly there are many ways to do logic.

But there are not many ways to communicate:

1. Microwaves (electrical)
2. Optical



# IBM's Power PC750 Microprocessor



What is the energy cost for electrical communication?

$$V_{noise}^2 = 4kT R \Delta f$$

$$\frac{V_{noise}^2}{R} = 4kT \Delta f$$

$$\text{Signal Energy} \geq \frac{\text{Noise Power}}{\text{per bit}} = 4kT \text{ per bit}$$

All information processing costs  $\sim 40kT$  per bit.

(for good Signal-to-Noise Ratio)

Great!

So what's the problem?

The natural voltage range for wired communication is rather low:

$$V_{\text{noise}}^2 = 4kTR \Delta f$$

$$V_{\text{noise}}^2 = 4kTR \frac{1}{RC}$$

$$V_{\text{noise}}^2 = 4kT \times \frac{1}{C}$$

$$V_{\text{noise}}^2 = \frac{4kT}{q} \times \frac{q}{C}$$

$$V_{\text{noise}} = \sqrt{\underbrace{4kT/q}_{100\text{mVolts}} \times \underbrace{q/C}_{10\mu\text{Volts}}}$$

$$V \approx 1 \text{ mVolt}$$

The wire wants  
1000 electrons at 1mVolt each.

(to fulfill the signal-to-noise  
requirement  $>1\text{eV}$  of energy)

The natural voltage range for a  
thermally activated switch like  
transistors is  $\gg kT/q$ , eg.  $\sim 40kT/q$   
or about  $\sim 1\text{ Volt}$

**Voltage Matching Crisis  
at the nano-scale!**

**If you ignore it the penalty will be  
 $(1\text{Volt}/1\text{mVolt})^2 = 10^6$**

The thermally activated  
device wants at least one  
electron at  $\sim 1\text{ Volt}$ .



# The New Switch has to Satisfy Three Specifications:

## 1. Steepness (or sensitivity)

switches with only a few milli-volts

60mV/decade  $\Rightarrow$  **1mV/decade**


## 2. On/Off ratio. $10^6 : 1$

## 3. Current Density or Conductance Density (for miniaturization)



old spec at 1 Volt: 1 mAmp/micron

our spec: **1 milli-mho/micron**


A low-voltage technology, or an impedance matching device, needs to be invented/discovered at the Nano-scale:



transistor amplifier with steeper sub-threshold slope




nano-transformer




MEM's switch



Cryo-Electronics  
 $kT/q \sim q/C$




giant magneto-resistance  
spintronics




Electro-Chemical Switch

# An amplifying transistor as a voltage matching device:




Amplification of weak signals has an energy cost!  
Amplification of weak signals has a speed penalty!








The Zener Diode:



# The Esaki Diode:




## The Backward Diode as a Switch:




## The Backward Diode:

These have been routinely made in Ge homo-junctions, since the 1960's.




# The Backward Diode as a Switch:





# 2 Ways to Obtain Steepness:

- Modulate the Tunneling Barrier:





- Density of States Switch








3d:3d




2d:3d





1d:1d








2d:2d<sub>edge</sub>




1d:2d





0d:1d








0d:0d



1d:1d<sub>edge</sub>





2d:2d<sub>face</sub>







# Type III band alignment

## Idealized structure





$$\gamma = 2.34 \text{ meV}$$

$$E_Z = 50 \text{ meV}$$

$$T_{\text{device}} = 2.16\%$$


$$L_X = 32 \text{ nm}$$

$$L_Z = 8.672 \text{ nm}$$

$$m^* = 0.1$$

Switching  
Principle:


Conduction  
band



Valence  
band

Switching  
Principle:


Conduction  
band



Valence  
band


# What could go wrong?

1. quantum-mechanical level repulsion:





levels never line up!


# Evolution of the Tunnel Switch 2010-2012:





Homojunction Backward Diode



2d-2d pn Hetero-junction









The Bi-Layer pn-junction or  
the Bi-Layer Tunneling Field Effect Transistor




Drop-In Technology:  
drop in to existing FinFET  
production line.





Due to Capacitive  
Voltage divider,  
the gate  
efficiency is poor,  
~15% for a  
silicon fin

Quantum  
Capacitance  
impels  
small  
Effective  
Mass:



Respectable gate efficiency requires:  $\frac{qm^*}{\pi \hbar^2} < \frac{\epsilon_r \epsilon_o}{qd^2}$

Respectable gate efficiency requires  $m^* < 0.1m_o$


Try InAs,  
effective mass is lower,  
density of states is lower,  
and  $C_{\text{quantum}}$  is lower.

The lower n-channel carrier density makes  
it easier to swing the energy level

Lower effective mass—easier tunneling

We need  $m_{\text{eff}} < 0.1$

# InAs Band Diagram at Turn-on




**No Doping!**

For Lab experiments: use Electric Field Induced pn junction.

For production use: Work Function induce pn junction.

# InAs Asymmetric 15 nm Body




# 2D Nanomembranes for Novel Tunneling (A. Javey)



## Layered Semiconductors

□ TMDC (eg.  $\text{WSe}_2$ ,  $\text{MoS}_2$ ),


□ III-VI (eg.  $\text{GaSe}$ )




## III-V on Insulator (XOI)



# High Performance InAs XOI n-MOSFETs





Electron Mobility: 1000-7000  $\text{cm}^2/\text{Vs}$   
SS  $\sim 75$  mV/decade  
 $R_c \sim 80 \Omega\mu\text{m}$




Kuni Takei, et al, Nano Letters, 2011.  
Kuni Takei, et al, APL, 2011  
H Ko, et al, Nature, 2010



# InAs/WSe<sub>2</sub> Heterostructure



- First demonstration of a diode based on a van der Waals heterojunctions.
- Clear rectifying behavior is observed



# Materials Approach:

Van der Waals 2D membranes:

- ☐ Removes lattice mismatch constraints
- ☐ Mix and Match: A wide range of heterojunctions is available
- ☐ Atomically abrupt interfaces

# Roadmap:


## Backward Diode

Scientific  
Research




many  
analog  
applications:

Sensors  
Photodetectors  
radio mixers



## TFET



MATERIALS:

InAs/GaSb

InAs

Fixed Layer  
Thickness

$\left\{ \begin{array}{l} \text{MoS}_2 \\ \text{WSe}_2 \end{array} \right\}$  Layered  
Chalcogenides

## **What keeps me up at night:**


Band edges are simply not sharper than  $\sim kT/3q$ ,  
allowing us to pick up only a factor  $\sim 3$  improvement.

## **What doesn't worry me:**



Manufacturability and Yield.

If we can demonstrate individual high-performing devices, then a large international effort will become directed toward these problems.


A low-voltage technology, or an impedance matching device, needs to be invented/discovered at the Nano-scale:



transistor amplifier with steeper sub-threshold slope





nano-transformer



MEM's switch



Cryo-Electronics  
 $kT/q \sim q/C$



Electro-Chemical Switch